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Nowadays, personal electronics are expected to simultaneously provide sev­
eral user applications. Therefore, development is driven towards handsets 
with more processing power. The increased output power increases the need 
to manage handset temperature. However, while large and heavy thermal 
management solutions can be used in personal computers, handset thermal 
management solutions are severely limited by size and weight.
Due to limited space, one way to meet the growing processing power 
requirements of handsets is to vertically integrate individual chips and pack­
ages. The increased vertical integration results in a high power dissipation 
density in packages. Thermal management becomes critical when die stacks 
contain dies with a low maximum allowed operational temperature. Thermal 
characterization of vertically stacked die packages is, therefore, an important 
part of package design.
Characterization is often done by computer simulation. Computational 
methods are used to investigate thermal behavior of die stacks in greater 
detail than what is possible with experimental thermometry. Furthermore, 
simulations offer the chance to test future technological solutions.
In classical mechanics, heat transfer is composed of three separate effects: 
conduction through a material, radiation from a surface, and convection with 
a moving medium. Convection is only present in fluids. It is the transport 
of heat bound to a volume along with the moving fluid. Thus, convection 
can be regarded not as an independent heat transfer effect, but as a result 
of mass transfer. Mass transfer takes place due to an external force, e.g. 
a fan, or is induced naturally. In particular, when air is heated, it expands 
and rises above colder, denser air. The rising hot air is replaced by cooler 
air, effectively transporting heat away from the heat source. In the confined 
space of a handset with comparatively small thermal gradients, heat transfer 
is dominated by conduction.
In this master’s thesis, we investigate the thermal behavior of vertical 
chip stacks in the Nokia Virtual Thermal Test Environment Version 4. The
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finite element model is implemented in Elmer. Mesh generation and descrip­
tion of the model geometry is done with Gmsh.
We begin by presenting thermal management solutions in Chap. 2. Chap­
ter 3 presents the physics required for thermal characterization of the chip 
stacks. Chapter 4 deals with the mathematical tools necessary for assembly 
and solution of the linear system of equations representing the physical prob­
lem. We present the stack layout, thermal test environment, and software 
used to calculate the thermal distribution in Chap. 5. Chapter 6 presents 
the results obtained, and in Chap. 7 we draw conclusions based on the ear­
lier results and present a starting point for experimental verification of the 
results and the computational environment.
2
Chapter 2
Thermal management in 
handsets
Due to limited space and weight of handsets, thermal management solutions 
must be small and light. Thermal management solutions can be divided 
into three different groups: active coolers, passive coolers, and phase change 
materials (PCM).
In handsets, active cooling by forced convection is restricted by the de­
vice size and by the difficulty of maintaining the necessary heat bath for the 
moving air mass. Therefore, active cooling solutions are limited to micro­
electromechanical systems (MEMS). Proposed MEMS cooling solutions in­
clude thermoelectric heat pumps and microchannel (MC) liquid coolers.
2.1 MicroChannel liquid cooling
MC cooling of electronics was introduced more than 20 years ago. Although 
significant cooling has been achieved with this method, practical implemen­
tation currently confronts a number of challenges. On an application level, 
conflicting requirements are placed on the cooling liquid, and severe demands 
are placed on the micropumps. More critically, we are unaware of techniques 
for reliable assembly of MC flow networks across adhesive interfaces. For this 
reason, we do not consider MC cooling an attractive cooling solution in the 
short term [1-5].
In order to avoid frequent maintenance, the entire MC flow network must 
be hermetically sealed, and the cooling liquid must provide lubrication for 
mechanical pumps. While a liquid with high viscosity would be preferable 
as lubricant, a low viscosity liquid would place less severe requirements on 
the micropump. In addition, the coolant should also have a high thermal 
conductivity, be non-poisonous, and withstand standard freezing and heating 
requirements for electronics. A flow that is driven by a magnetic or an electric 
field can be fabricated without mechanical pumps, permitting lubrication
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requirements to be disregarded [4,6].
In principle, the coolant should not damage surrounding electronics in 
the case of a leak. However, if the operation of the stack depends on MC 
cooling, device breakdown in the case of coolant escape can not be prevented 
by the use of a non-damaging coolant.
Heat transport in MC coolers can be increased by the use of a phase 
changing fluid. However, poor flow distribution in two-phase flow can lead 
to local dry out and massive temperature fluctuations on the order of 30 °C 
for 600 mW hotspot heating or fluctuations on the order of 20 °C for 400 mW 
hotspot heating. Even single-phase MC flow is capable of cooling very high 
heat flux hot spots. Cooling in excess of 790W/cm2 has been demon­
strated [5,6].
It would be particularly efficient to use MC heat transport to lower the 
thermal resistances of critical interface layers. Other dissipation techniques 
could then be used to transfer heat further into the heat bath.
It is difficult to fabricate a MC flow network bridging the package-board 
and the package-heatspreader interface. It is unclear how the package as­
sembly of the interface crossing microchannels could be made reliable. Con­
gestion of the microchannels would render the entire cooling system non- 
operational.
2.2 Thermoelectric cooling
Thin film thermoelectric coolers (TFTEC) are also presented as a local cool­
ing solution. While the hotspot is cooled, the TFTEC will lead to an in­
creased burden on other cooling components due to the additional power con­
sumed by the TFTEC. Therefore, TFTECs are particularly efficient at cool­
ing a single, concentrated hotspot. When considering a non-ideal TFTEC, 
thermal contact resistance of the device can cause the hotspot temperature 
to actually increase [6].
In mobile handset processors, the per chip heat production is around 
200 mW, while processors in personal computers can easily exceed 100 W. 
High power dissipation in die stacks originates from the vertical integra­
tion of multiple chips. This results in a comparatively uniform temperature 
distribution. Consequently, thermoelectric coolers will not be particularly 
effective at protecting die stacks from overheating.
2.3 Enhanced thermal conductivity
Passive cooling by decreased adhesive and interface material thermal resis­
tance is one of the most straightforward ways of decreasing the operational 
temperature of a device. Particle laden interface materials work by increas­
ing the volume fraction of high conductivity micro- or nanoparticles until the
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percolation threshold is reached. Small aluminum spheres or nanotubes are 
the most important laden particle types. Typical proposed particle volume 
fractions are 40 — 60 % [6-10].
Particle lading also changes the mechanical properties of the interface 
layer. In particular, an increased particle volume fraction results in an in­
creased boundary layer thickness and an increased thermal contact resis­
tance. Figure 2.1 presents a schematic origin of the different terms in the 
thermal resistance of an interface layer. When the volume fraction of solid 
particles exceeds a certain threshold, the effective thermal resistance of the 
interface layer starts to increase regardless of the laden material [9].
Figure 2.1: Schematic figure of the different thermal resistance sources for a 
interfacial adhesive layer. For very thin boundary layers the contact resis­
tances, Rci and Rc2, dominate.
Even though the increased thermal conductivity of interface materials 
currently offers the most promising method for cooling of vertically stacked 
chips, their importance will diminish in the long run. With increased stack­
ing requirements, both the die thickness and the bond layer thickness are 
decreasing. Therefore, contact resistance of the interface will play an in­
creasingly dominant role in determination of the thermal resistance of an 
interface layer.
Although graphene has very impressive thermal conductivity properties, 
there are currently no practical proposals for the use of graphene in electron­
ics cooling. The in-plane thermal conductivity of graphene, 1950 W/mK, is 
even higher than that of diamond, 895 W/mK, but manufacturing of suffi­
5
ciently thick graphene layers is presently beyond reach [11].
2.4 Enhanced thermal convection
Convective heat transfer from the chip to the surroundings is significantly 
smaller than heat transfer to the printed wiring board. The efficiency of 
convective heat transfer can be increased by the increase of the contact area 
between the chip and the fluid. The convective heat loss can be enhanced 
with forced convection. However, this is not a practical solution for handset 
cooling.
A porous material would provide a tremendous surface area for the con­
vective heat transfer. However, natural convection does not allow the fluid 
to be forced through a porous material. Instead, folding of the convective 
surface can be used to increase the effective surface area, and enhance convec­
tive heat loss. In the absence of forced convection, folding of the convective 
surface must not significantly impede the flow of fluid.
Typically, a fin array is used to increase the convective surface area be­
tween the heat spreader and the surrounding fluid. Recently, carbon nano­
tubes have been proposed as possible candidates to produce a microfin struc­
ture. Compared to brass or aluminum fin arrays, the advantages of car­
bon nanotube microfin arrays are lightness, mechanical robustness, and the 
possibility of integrating fin array manufacturing into current IC process­
ing [12,13].
Under natural convection, heat dissipation through nanotube microfin 
arrays has been shown to increase by 11 % [13]. The volume of free air in 
a handset is, however, small, and it is not clear whether an increase of the 
contact area between the heat spreader and the surrounding air provides 
cooling benefits.
2.5 Phase change materials
In contrast to active and passive cooling, PCMs only buffer thermal cycling 
of the die stack. PCMs protect the die stack against transient power peaks, 
whereas the steady state of the die stack remains unchanged. However, the 
requirements for a hypothetical PCM are rather severe: The phase change 
needs to occur between the steady state operation and the critical operational 
temperature of the stack. Furthermore, both phases of the PCM should have 
mechanical properties compatible with the silicon dies and the adhesives in 
the stack. Moreover, the phase change must require enough energy and be 
fast enough to significantly affect the temperature of the device [14,15].
PCMs can be situated in or in the proximity of the die stack. The draw­
back of in-stack PCMs is that they need to be integrated into the package
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assembly process. External PCMs, on the other hand, are less effective due 
to the separation the of heat sink and the source.
We do not consider PCMs a promising primary temperature management 
method. However, in microchannel liquid coolers, PCM particle lading or 
phase change fluids remain a potential option.
2.6 Considered cooling solutions
In the numerical investigation we will consider stack layout and decreased 
thermal interface resistance. Decreased thermal resistance can be thought of 
as modeling either advanced adhesive materials, or increased thermal con­





There are three physical mechanisms underlying heat transfer. When a ther­
mal gradient is present in a solid or in a stationary fluid, heat is conducted. 
In a moving fluid thermal gradients still cause heat conduction, but thermal 
energy is also transported together with the medium. Moreover, all surfaces 
radiate heat, and when the outgoing radiation is less than the incoming 
radiation, heat is lost from the radiating surface.
3.1 Heat equation
We derive the heat equation starting from the laws of mass and energy 
conservation [16]. In an arbitrary volume, í2q C 0, conservation of energy 
demands
where e is the density of internal energy, p — p(x, T) is the density of body, 
q = q(x, T) is the heat flux, and / = /(x) is the thermal load density. We 
apply the divergence theorem on the surface integral term, and move the 
time derivative inside the integral to obtain
where the material time derivative is denoted by a point. As this holds for 
an arbitrary volume in $1, we must have
èp + V • q — pf = 0 in fi. (3.1)
Since the internal energy is dependent on both the pressure, p, and tem­
perature, the time derivative of the internal energy becomes
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We set p = 0 and obtain
é = (S)p ^CpT^Cp^+u-Vr), (3.2)
where Cp = cp(x, T) is the heat capacity at constant pressure and Ü — u(x, T, t) 
is the velocity of the medium.
Together with the constitutive assumption q = —k VT, Eqs. (3.1) and (3.2) 
give
(dT \
P°v + U-VT J -V • (fcVT) = pf in П,
in the general case. Here к — k(x,T) is the thermal conductivity, and is 
continuous in both Cl and T.
In the Nokia thermal environment (NVTTE4) convection is modeled by 
an anisotropic thermal conductivity. For this reason, we assume that й = 0 
from now onwards. The transient heat equation is then
dT
Pcp-fø - V • (k VT) = pf in Cl, (3.3)
together with suitable boundary conditions.
When k{x,T) has discontinuities, continuity of the solution of Eq. (3.3) 
and conservation of energy must be explicitly enforced. To do this, we divide 
Í) into subdomains í)¿, i = 1,..., N such that
N
(i) Cl = \jùi,
1=1
(ii) Cli П Clj = 0 Vi Ф j,
(iii) Å: is continuous in Cli V г = 1,... ,IV.
We denote by k^. the continuous extension of к to Cli with regards to x 
and T, by Tq. the continuous extension of T to Cli with regards to x, and 
by VTq. the continuous extension of VT to almost all of Cli with regards
to x. By ñgQi we denote the outward surface normal to Cli.
Equation (3.3) with discontinuous k(x,T) then becomes
d T
pep—-V ■ (kVT) = pf in Cli Vi = l,...,IV, (3.4)
Tùi = Túj on dCli П dClj V i^j,
кйУтй, ' nan, + kçljVTù.ndQj =0 on dCli П dClj Vi^j,
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together with boundary conditions. The NVTTE4 model includes both iso­
lated boundaries and boundaries with fixed temperature as well as bound­
aries with mixed boundary conditions. The boundary conditions are
T = TExt 
VT • n = 0





Here düD is the boundary with fixed temperature, ¿Юдг is the isolated 
boundary and дО,м is the boundary were the heat flux is dependent on 
the temperature at the boundary, and dfl — dCln U díljv U ЭПм-
To find the weak formulation of the heat equation at every instant t, we 
define the linear variety T and variational space %
T = {T€H\n)\lD(T) = TExt} 
To = {V G tf1 (ft) I 7в(Ю = 0},
and demand that T € T.
We can now multiply Eq. (3.4) with a test function, V € Tn and integrate 
over Í2 to obtain
Partitioning the second term of the left hand side into integrals over the Í2¿:s 
we obtain
Using Green’s formula on the second term on the left hand side it becomes
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[ dSkn.VTüi ■ ndQiV + ¿ f dSkçl.VTù,-ndniV
JdQndQi . Jj jjíi ddQiDdüj





[ dS fcq VTq ■ пап, V + f dS fco. VTn • пап, V” 
Vannan,- Удп4пап,-
— E / ^fc^Vr^-nan^T
a={D,JV,M} ,УаПа
jV-1 лг
+ E Ё / f^VT^ - fcn,VTn.) ■nan.V,
Vanaan, 4 3 3/
and the final term vanishes, as k^ VT^.-n = k^. VTq . • n according to 
Eq. (3.4).
By applying the boundary conditions on df2y, ôfîjv, and <9Г2м given in 
Eq. (3.5), we obtain the weak formulation of the nonlinear thermal problem: 
Find Т&Т={ТеН1(П)\ 7D(T) = TExt} such that
d(T,V) + a(T,V) = £(V) WeT0 = {VeH1(n)\7D(V) = 0}, (3.6)
where
d(T,V)=£dxpcp(x,T)^V,
a(T,V) =УЗ / dxk(x,T)VT-VV+ f dSKTV,
j_l •'fi« JôÇIm
£{V)= [ dx pfV + [ dSKTExtV.
J Cl J dCljtf
3.2 Linear elasticity
The displacement field can be calculated from the Navier equations, which 
describe the behavior of a solid. To derive the Navier equations [17], we 
consider a point, x, subject to a displacement, u. The displacement moves x 
to x' = x+u. Another point, x+dx, in the neighborhood of x, is on the other 
hand displaced to x' + dx'. The derivative of и then becomes duj = Uj^dxi 
using index notation.
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The square of the distance between the points before the deformation is 
ds2 = dxj dxj. After the displacement the square of the distance is
ds'2 — dx'2 = (dxj + Ujjdxi)2 =
= dx2 + Ujjdxidxj + Uijdxidxj + Uk^UkjdXidxj =
= dx2 + 2tijdxidxj.
In the above, we have renamed the dummy indices as necessary and defined 
eij = 2 (uj¿ "f" ui,j uk,iuk,j) •
When um,n ^ 1, the term UkjUkj is insignificant compared to the linear 
terms. Hence, we obtain the linear strain tensor e. The linear strain tensor 
inherits the symmetric character of the nonlinear strain tensor, and is defined 
as
_ 1 / duj dui \
6lJ 2 \ dxi + dxj ) '
To derive the stresses induced in a body, Í2 we consider an arbitrary 
volume, Qq) of Í2. When fío is at rest, the stress, a, acting on the boundary 
of the volume and the body forces, /, acting on the interior of fío, must 
cancel. Thus,
/ dSan+ dxf — 0.
J dfio «/ f2o
Applying the divergence theorem on the first term on the left we get
As this holds for any fío C fi we must have
-V-a = f. (3.7)
To solve Eq. (3.7) we also need a relation describing the material be­
havior. The constitutive relation ties stress and strain together. For small 
strains, we can use Hooke’s law
Ea = -e +
Eu
1 + u (1 + u)(l- 2u) tr(e)I (3.8)
as the constitutive equation. Here E is the modulus of elasticity, and can 
be obtained by dividing the tensile stress a by the longitudinal strain e 
produced by it. и is the Poisson ratio, the ratio of the lateral contraction to 
the longitudinal strain under pure tension.
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3.3 Thermal strain
When heated from To to T, an unconstrained isotropic body, ÍÍ, will ex­
pand [17]. The linear approximation of the thermal strains induced in the 
body is
eT = a AT I. (3.9)
We use the superposition principle to determine the strain produced by both 
stress and temperature increase,
eF e + e1 (3.10)
where e is the strain produced by the stress a and eF is the final strain.
Substituting the superposition principle, Eq. (3.10), and the thermal 
strain, Eq. (3.9), into Hooke’s law, Eq. (3.8), we obtain





1 + u 
1
2 v




(1 + и) (1 - 2и) 
Зи
aATtr(I)I
1 + u (l + u)(l- 2u) 
EolAT
aATEI
By further expressing the internal energy as the integral over generalized 





1 + u 6 +
Eu
1
-e : e +
(1 + u){ 1 - 2u)
Eu . , s2
tr (e) / - EaAT1-2 и edit
2 Vl + i^ ' ~ ' (1 + u){l- 2u) 
The work done by the system is
, - EaAT
tr(e) 1-тг2^‘г<«)-
/ dxWExt (u) = / dxfiUi + / I
Jn Jn Jdn
dS SiUi
where / is the body force and s is the surface force. The total energy of the 
system is
J (u) — [ dxW (и) — [ dxWExt (u).
J n Jn
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From here we can identify the bilinear part b( ■, • ) and the load g( • ),
b (и, v) — dxaF : e,
Jo.
. , f EaAT f9{u)=LixT^tr{c)+L /.
Jdo
dxfiUi “h / dSsiUi.
The weak formulation of the problem is then: 
Find и G U — {n G [Я1(Г2)]3 | 7ç>(u) = 0} such that
b (и, v) = g (v) (3.11)
for all и G ZV.
When solving the thermal strain problem we must first solve the temper­





In mathematical physics and engineering, several problems are formulated 
as partial differential equations such as Eq. (3.1) above. While the problem 
is infinite dimensional, numerical methods permit only a finite dimensional 
approximation to be computed. The finite element method is one scheme to 
obtain a finite dimensional approximation of the original equation.
A finite element approximation of a nonlinear problem inherits the non­
linearity of the initial problem. The resulting nonlinear system of equations 
is then solved as a sequence of linear matrix equations. The solving of non­
linear equations is therefore reduced to solving of linear systems.
Solution methods for linear systems of equations can be divided into two 
general classes: direct and iterative methods. A fundamental difference is 
that a direct method solves the problem in one step, whereas an iterative 
method requires several steps to converge.
4.1 The finite element method
The Ritz-Galerkin method provides a finite dimensional approximation from 
the weak formulation of the problem by restricting the solution to some 
appropriate finite dimensional subspace [18].
In the finite element method, we constrain the solution to a piecewise 
polynomial function. In practice, the finite element space is determined by 
the choice of discretization of the computational domain into elements. This 
results in a method that is comparatively easy to implement, while inner 
product evaluations of the basis functions is comparatively inexpensive.
Evaluation of the inner product is done by considering the contribution 
of each element separately, and assembling the contribution into the system 
matrix. Shape functions are not integrated over the local element, instead an 
affine transformation is used to map the local basis functions to a reference 
element. The integral is then evaluated on the reference element, and the 
affine mapping can be used to obtain the value of the inner product over the
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local element.
To obtain a linear problem from Eq. (3.6), we introduce the linearization 
a of a such that k(x,T) = k(x,T), and d of d such that Cp(x,T) = Cp(x,T), 
and p(x,T) = p(x,T) for a given T — T(x,t). Usually T is the solution of 
the previous step of the nonlinear iteration.
Here, we use a piecewise linear finite element space. We associate with 
each node, щ, in a tetrahedrization, Ch, of Í2 a hat function such that 
ipj{nk) — Sjk and for each tetrahedron K, iPj\k € P\{K) WK 6 Ch- Here 
P\{K) denotes the linear functions on K. We also order the nodes such that 
the interior nodes are indexed 1,... ,m and the boundary nodes are indexed 
m + 1,... ,N.
Now, Th E Th — {V E T I V\k E P\(K) VK} is a solution in %, provided 
that
d(Th,V)+ä(Th,V)=e(V) VUE TM, (4.1)
with 7D(Th) — ÏExt) where Tfext is a given temperature on dflo and is 
the trace of some function in Th- T(x, 0) E Th is given and 7^0 = {V E 
% I V\k E P\{K) WK}.
In the finite element basis, {ipi,... ,iPn}, Eq. (4.1) is equivalent to
N N
Zjipj, V) + ä(^2 Zjipj, ipi) = 
j=i 3=i
N N
= Ю + 53 z3ä(^3’ V’i) = V i E 1,..., m, (4.2)
j=i j=i
where 7£>Œ3jli Zjipj) = TExt and Th = with z, = z,(t) to ac­
count for the time evolution, and
= / dx р(х,Т)ср(х,Т)гр^.
J n
We collect the interior degrees of freedom into the vector z E 9?m, and 
the boundary values into y E 9î(jV-rn); such that
Zi = Zi, V i = 1,..., m, and
2/i = 2i+m, V г = 1,..., N - m.
We can then write Eq. (4.2) as the matrix equation
' M S A В ‘ 





0 0 0 / z
. У . . 9 .
together with the initial condition z¿(0) = T(n¿, 0). Here M E 9?TOXm is 
the mass matrix, S E Js the mass matrix corresponding to the
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boundary nodes, A E ¡ftmxm is the stiffness matrix, В E ^mx(N~rn) js the 
stiffness matrix corresponding to the boundary nodes, / G 9îm is the load, 
and g E is the boundary condition. These are given by
Щ = s{4>j,A),
Sij = sfym+j> 'Фг))
Aij = ä(ipj,
Bij — 0,{^m+ji 'Фг')’!
fi = ¿Ш,
9i = ^Ext (jlm+i ) )
Zi — Th(rii), and 
Ui — rBhirim+i) •
It is clear that y = g and y — g. Equation (4.3) then becomes
Mz + Az = b, (4.4)
where b = f — Sg — Bg. For the steady state case, z = g = 6 and Eq. (4.4) 
becomes
Az = b. (4.5)
4.2 Time discretization
Both the initial temperature distribution and the boundary conditions must 
be known to obtain the transient behavior of the heat equation. The time 
interval to be considered is then divided into time steps, At and some scheme 
is used to approximate the new temperature distribution.
One such choice is the backward difference formula (BDF). The BDF 
methods are implicit and stable up to sixth order. The accuracy of the BDF 
method increases with increasing order [19,20].
To derive the second order BDF for Eq. (4.4) we set = к At, where 
к = 1,2,..., N labels the time steps. We then expand z(t) to second order 
around ffc+i,
Z(t) = Z(tk+1) + Z(t){t - tfc+i) + ^Z(t)(t - tfc+i)2.
We fix t — tk and denote zk = z(i/c). Expanding the second order time 
derivative recursively with the backward difference Atzk+1 — zk+l — zk we 
obtain
kk+l = i
At -2 zk (4.6)
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We set M = Mk+1, A = Afc+1, and b = bk+1 in Eq. (4.4). Combining 
this with (4.6) we get
(¿M‘+1 + 1A‘+1) *k+' = Pt+1 + ¿M‘+‘ (rk - • (4-7)
4.3 Conjugate gradients
The conjugate gradient (CG) iteration solves symmetric positive definite 
systems of equations with well separated clusters of eigenvalues extremely 
fast. Several similar methods have been developed since the introduction of 
CG, in order to iteratively solve systems lacking these properties [21].
Let A G 3fimxm be a real, nonsingular, and symmetric. We wish to solve
Az = b, (4.8)
with the solution z = A~lb using an iterative method. For this purpose, we 
define the error at step n as en = z — zn. We further define the n:th Krylov 
subspace, K.n, generated by b as
TCn = (b,Ab,...,An-4y
When A is a positive definite symmetric matrix, the А-norm is defined 
by
||£||л = V zTAz.
The CG method then generates the unique sequence of vectors, zn G 
ICn, that ||еп||л is minimized at every step. Moreover, the residuals are 
orthogonal, and the search directions, p are A-conjugate
Pn-Apj — 0 (j < n).
A modification to the CG method is the biconjugate gradient method 
(BCG). In contrast to the CG method, BCG can solve Eq. (4.8) for asym­
metric A. This property is obtained by not minimizing ||епЩ at every step, 
instead, for zn G JCn we require that
en _L (w, ATw,..., (AT)n~1w) ,
where w satisfies wTb = 1.
A further improvement over the BCG method is BiCGSTAB, introduced 




The convergence of the matrix iteration depends on the condition number of 
the matrix. In a well conditioned case, convergence is fast, while convergence 
can be slow or absent for poorly conditioned systems. Preconditioning can 
be used to transform a poorly conditioned system into a better behaved one. 
The condition number of a matrix is defined as k(A) = ||A|| ||A-1||.
The solution of Az = b remains unchanged when the system is multiplied 
from the left by a matrix M-1, where M G 9îmxm and nonsingular. The 
new system,
M~1Az = M~lb,
depends on the conditioning properties of M_1A instead of those of A.
The proper choice of the preconditioning matrix M~l is more of an art 
than a science. The useful preconditioners are close enough to A-1 so that 
the condition number of M~lA is well behaved, while M is still easy to 
invert.
The iterative solvers require several matrix-vector multiplications. In 
order for the iteration to be effective, this operation must be inexpensive. A 
successful preconditioner must therefore be sparse, or have other exploitable 
structure.
Preconditioners based on incomplete LU-factorization (ILU) are an often 
used class of preconditioners. In general, LU-factorization results in full 
lower and upper triangular matrices. To obtain sparse preconditioners we 
must somehow decide how to apply a sparsity pattern on the preconditioner.
One strategy is to decide a fill level, p, for the ILU factorization. The 
zeroth level ILU preconditioner, ILU(O) is then constructed by Gaussian 
elimination, and nonzero elements are only accepted in positions where A 
has nonzero elements. For the ILU(p) preconditioner, we assign every matrix 
entry an fill level lij, and ignore nonzero elements with fill level above p [23]. 
Initially, the fill level of every matrix entry is set as
lij — 0 if Aij ф 0,
lij = oo else.
As the Gaussian elimination progresses, the fill level of the matrix entry is 
updated along with the actual matrix entry by the formula
lij — nun{ly, liiç -b Ifcj -|-1}.
An ILUT preconditioner, on the other hand, is constructed by only ad­
mitting new nonzero matrix elements if the element would exceed a previ­
ously specified threshold. This approach typically results in a preconditioner 
that more closely resembles the actual problem at hand. In contrast with 
the ILU(p) preconditioner, however, the memory required for storage of an 




In this chapter we present the simulated stack layouts, the simulation envi­
ronment, and the tools used for simulation.
5.1 Stack layouts
In this section we investigate the simulated stack layouts. We begin by 
investigating three different chip stacks (case 1, 2, and 3), with four variants 
(A, B, C, and D) each. We then further investigate case 3 as it provides the 
most demanding case for thermal management. Finally, we simulate a stack 
designed based on results from the earlier simulations.
A chip stack consists of a number of chips mounted on top of a substrate, 
as shown in Fig. 5.1. A typical stacked chip is a silicon plate with edge length 
4 — 9 mm and a thickness of 50 — 200 pm. Between the silicon chips there 
is a layer of adhesive, typically 3 — 15 pm thick. In this work, we assume an 
adhesive thickness of 5 pm. Unless otherwise stated, the chips are stacked 
with their midpoints on top of each other.
Power dissipation is assumed to be uniform in a 1 x 1 x 0.05 mm3 region 
of the chip, typically located at the center of the upper surface of the chip. 
The power footprints of different chips is presented in Fig. 5.2, and the total 
power dissipated per chip is presented in Tab. 5.1.
The chips are stacked on a silicon plate, the substrate. The entire bottom 
surface of the substrate is covered with a matrix of solder balls. The solder 
ball pitch is 1.0 mm. In most variations we assume that the volume under 
the substrate has an epoxy underfill, but we also investigate one variant 
(variation C, cf. Tab. 5.3) where the underfill volume is replaced with air.
The three different cases are presented in Fig. 5.3. The first case con­
sists of a memory chip stack. The memory chip stack includes two active 
chips mounted on top of substrate. In addition, an interposer chip has been 
inserted between the active chips. Although the processing engine of the 
memory chip stack does not include a N&S Bridge, the corresponding power
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Figure 5.1: Chip stack corresponding to case 2. Note in particular the 
power dissipating regions in the chips and the off-center modem chip. The 




Figure 5.2: Schematic of the assembly of the processing engine. Hotspots of 
different chips is also shown.
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Table 5.1: Chip power dissipation. All chips are not present in every chip 
stack. _________________________
Chip P [W]





N- & S- Bridge 0.18
NAND 0.06
is dissipated in internal connectivity and I/O. Note in particular that the 
DRAM module consists of four DRAM chips and has a total power dissipa­
tion of 0.80 W, and that the processing engine similarly has a total power 
dissipation of 0.82 W.
In case 2, an off-center modem chip is added on top of the DRAM module. 
The modem chip is surrounded by an encapsulant. Power dissipation in the 
modem chip is an additional 0.32 W. The total power dissipated in the 
modem chip stack is 1.94 W.
Case 3 consists of a complete integrated stack, and is presented in Fig. 5.3. 
In contrast to case 1 and 2, the includes four individual DRAM chips instead 
of a four DRAM module. The processing engine present in case 1 and 2 is 
also divided into four separate chips. Power dissipation is detailed in Fig. 5.2 
and Tab. 5.1. Total power dissipation is 2 W.
Chip and substrate size for different cases and variants is presented in 
Tab. 5.2. The differences between the four different variants of each cases 1-3 
is presented in Tab. 5.3
In the second phase of the investigation, we simulate the effect of several 
variables on case 3. Changes in stack design are assembly of the stack upside 
down, pyramidal design of the stack, and dispersion of the heating regions. 
The effect of the variables are investigated by a 26 x 3 factorial design. The 
different factors are listed below.
Stack describes the vertical ordering of the die stack. It can take the value 
0 corresponding to an inversely ordered stack, and 1 corresponding to 
the standard ordering of case 3 presented in Fig. 5.3.
Pyramid describes the width of the chip stack. Value 0 corresponds to 
a same size die stack with die surfaces 7x7 mm2. The high value, 
1, corresponds to varying die size. When the die size varies, DRAM 
surface area is 4.3 x 4.3 mm2, Modem, GFX, IV/ISP, uP, and North- & 




■ Substrate ■ DRAM Module










Figure 5.3: Schematic of stack configuration for different cases.
23
Table 5.2: Chip and substrate size.
Chip Volume [mm3]
Substrate (case 1, 2, ЗА) 10 >: 10 X 0.3
Substrate (case 3B, 3C, 3D) 9 x 9 X 0.3
Interposer (case 1, 2) 9 x 9 X 0.1
Processing Engine (case 1, 2) 8.7 x 8.7 X 0.1
DRAM module (case 1, 2) 8.4 x 8.4 X 0.1
DRAMO - DRAM3 (case 3) 9 x 9 X 0.1
Modem (case 2) 4.2 x 4.2 X 0.2
Modem (case 3) 6 X 6 X 0.2
GFX, IV/ISP, uP, N&S Bridge (case 3) 6 X 6 X 0.1
NAND (case 3) 7 x 7 X 0.1
Table 5.3: Summary of differences between variations, ^adhesive is the adhe­
sive thickness, underfill describes the underfill material used in the simulation 
and the different options for heat spreader (HSP) size are defined in Tab. 5.4.
Variation ^adhesive [цт] Underfill HSP size 2-substrate [mm]
A 5 epoxy HSP 2 10
В 10 epoxy HSP 2 9
C 10 air HSP 2 9
D 10 epoxy HSP 1 9
Substrate size is only varied for case 3.
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regardless of the value of the variable.
Aligned takes value 0 or 1. The low value corresponds to in-plane distri­
bution of the hotspots, while all hotspots are centered for the high 
value.
TIM describes the thermal conductivity of the thermal interface material 
layer between die stack and heat spreader. The permissible values are, 
1.0 W/mK and 2.0 W/mK.
Adhesive describes the thermal conductivity of the adhesive layer separat­
ing dies in the stack. It takes two values, 1.0 W/mK and 2.0 W/mK.
Underfill describes the thermal conductivity of the underfill material. In 
contrast with TIM and Adhesive. Underfill thermal conductivity takes 
three values: that of still air, 0.025 W/mK, and adhesives, 1.0 W/mK 
and 2.0 W/mK.
Chimney Describes the heat dissipation through the heat spreader. The 
low value corresponds to the NVTTE4 and the high value presents an 
increase of 14 %. Increased thermal dissipation is modeled by increas­
ing the perpendicular thermal conductivity of the chimney above the 
heat spreader from 0.035 W/mK to 0.04 W/mK.
5.2 Environment
In order to set up a descriptive model of the chip stack, we need to know the 
properties of both the environment and the stack.
The simulation environment cannot be unlimited in size. We must in­
stead provide an abstract representation of the external environment at the 
boundary of the simulation. Determining where and how this simplification 
is done has a significant effect on both the accuracy of the results and the 
amount of computational resources required. Choosing a suitable boundary 
condition requires familiarity with both the physical problem at hand and 
its mathematical formulation.
In this investigation the NVTTE4 is used. The NVTTE4 consists of a 
printed wiring board (PWB) with a volume of air on top of it. The chip stack 
is placed at the mid point of the PWB. A layer of thermal interface material 
(TIM) connected to a heat spreader (HSP) is added on top of the chip stack. 
Figure 5.4 is a schematic presentation of the NVTTE4. Size and material 
parameters of the environment are presented in Tab. 5.4. The sides of the 
PWB and the top block are assumed to be adiabatic. The top is assumed 
to be at a fixed ambient temperature, Те** = 60 °C. The bottom boundary 
condition is dissipating, with heat transfer coefficient К = 10 W/m2K and 
ÎExt = 60 °C.
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■ Printed Wiring Board ■ Top Block
■ Heat Spreader Component
■ Ttmrmal MIihAih U«birhl
Figure 5.4: Schematic of NVTTE4, see Tab. 5.4 for details.
Table 5.4: Characteristics of the thermal simulation environment.
Region x [mm] У [mm] z [mm] kxx [W/mK] kzz [W/mK]
PWB 102 76 1 60 1
Top block 102 76 5 0.015 0.035
TIM a) a) 0.5 1 1
HSP 1 50 b) 50 b) 2 100 100
HSP 2 c) c) 2 100 100
^ x and y dimension equal top stack casing.
b) in the initial investigation HSP edge length equals 30 mm
c) x and y dimension equal top stack casing + 10 mm.
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The size of the simulation environment is on the order of 100 mm, while 
typical inter-chip adhesive layers are of the order 10 |xm. The difference in 
scale, 104, requires us to consider homogenization of the material.
Taking into account that the thermal resistance of a 10 pm layer of adhe­
sive is comparable to the thermal resistance of a 100 pm silicon chip, adhe­
sive layers cannot generally be ignored. The effective thermal conductivity 
normal to the stacked adhesive chip layers is
_ kxk2 (zi + z2)
Eff hz2 + k2Zl ’
where is the thermal conductivity and z¿ the thickness of layer i. It is 
also possible to consider the adhesive layers as thermal contact resistances 
between adjacent silicon domains. In the earlier exploratory stages of the 
simulation we use homogenization of the material. In the last stage, where 
we calculate the thermally induced strains in a sample stack, we instead 
make use of a structured mesh involving thin hexahedral elements to model 
the interface layers.
Homogenization of the silicon chip and the adhesive layer lower the av­
erage temperature of the homogenized region. The maximum temperature 
of the chip does, however, remain unchanged.
In the NVTTE4, convection and radiation is taken into account by the 
introduction of a non-isotropic thermal conductivity for air. This simplifica­
tion leads to the conduction-only-model presented in Eq. (3.4).
Symmetric horizontal integration of chips with similar power footprints 
results in small temperature gradients over the adhesive layers, which sepa­
rate the chips. Therefore, the adhesive layers inside the DRAM module and 
processing engine can be ignored in case 1 and case 2.
Since heat transfer through the sides of the stacked chip package is rela­
tively small, encapsulation of the sides of the chip stack does not significantly 
affect the package temperature. Encapsulation of the top surface is masked 
by the thermal resistance of the 500 |лп thick TIM layer between the com­
ponent and the heat spreader. Additional top surface encapsulation of the 
chip stack is included in the calculations for case 2.
Instead of using round solder balls, we use cubes with an edge length 
corresponding to the distance between the substrate and the PWB.
The literature concerning the precise boundary conditions for practical 
electronic thermal characterization is scarce. A typical choice is to assume 
linear temperature dependence, and use 0 °C boundary conditions. Forced 
air convection is also commonly assumed, see e.g. [24-27]. These assump­
tions are not appropriate for the enclosed environment of a handset, and 
the NVTTE4 provides a best guess estimate for the thermal behavior of the 
environment.
Thermal resistance of interface layers is not explicitly present in the
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model. It is instead implicitly included in the total effective perpendicu­
lar thermal conductivity of the silicon dies.
Selected material parameters are presented in Tab. 5.5. In addition, the 
thermal properties of silicon are
к = 117.5 - 0.42 x (T - 100) W/mK,
Cp = 836 + 0.121 x (T + 273) - 1.396 x 107/ (T + 273)2 J/kgK, and 
p = 2330 kg/m3.
Table 5.5: Thermal properties overview [15,28-30].
Material к [W/mK] Cp [J/kgK] p [kg/m3]
epoxy & TIM 1 300 2450
solder 36 137 11200
PWB a) 880 1800
HSP 100 770 3260
air a) 1009 1.067
a) See Tab. 5.4 for details.
5.3 Simulation tools
5.3.1 Elmer
Elmer is an open source simulation software for multiphysics problems, that 
is developed by CSC, the Finnish IT Center for Science [31]. The partial 
differential equations (PDF) describing the physical models are solved by 
Elmer using the finite element method (FEM).
In FEM, the unknown solution to the PDF is approximated by another 
function with a finite number of degrees of freedom. The entire geometry of 
the problem is divided into parts called elements, and the matrix equation 
to be solved is assembled by considering separate elements individually.
Initially, the temperature dependent material parameters of silicon were 
implemented in the MATC language included with Elmer. The replacement 
of the MATC statements with subroutines written in Fortran cut simulation 
times by half. Body forces are still implemented in MATC to increase read­
ability. As the number of elements concerned is relatively small, this should 
not significantly affect simulation times.
For the output of reference points and requested information, a new solver 




Equation = String "Reference"
Procedure = "Reference" "ReferenceValues"
Filename = String "filename.dat"
Scalar Field = String "Temperature"
End
The solver declaration can include the optional keyword 
Calculate All [Logical]
Solver Reference calculates the maximum, minimum, and average values 
for bodies and boundary conditions. The following optional keywords are 
provided for bodies and boundary conditions:
Reference Name [String]
Reference Calculate [Logical]
Reference Name and Reference Calculate provide better control of the 
output data.
The default behavior of the Reference solver is to consider only those 
regions defining the Reference Name keyword. This can be overridden by 
the solver keyword Calculate All, which in turn is overridden by the region 
specific Ref erence Calculate keyword. If Reference Name is not provided, 
the solver by default uses the Name keyword. If neither Reference Name nor 
Name is provided for a region, it is named body n or be n.
Calculation of diffusive heat flux is done with the solver SaveScalars in­
cluded in the release of Elmer. The implementation typically underestimates 
heat flux by 5 — 10 %. The underestimation originates from the inherent in­
accuracy of estimating the normal derivative of a scalar field in FEM.
When changing the thickness of adhesive or silicon chips in a homogenized 
silicon chip, the file ChipstackStuff .f90 must also be edited and recom­
piled. It is only necessary to edit the subroutines CondThinLumpedSilicon 
and CondThickLumpedSilicon, as these describe the thermal conductivity 
of the adhesive and the thickness of both the silicon and the adhesive layer.
5.3.2 Gmsh
Gmsh is a program with both a graphical and a script based interface for 
description and meshing of geometries. We have chosen to use Gmsh to 
describe the chip stack and the NVTTE4 as Gmsh provides a text based in­
terface for description of the repetitive problem geometry [32]. In particular, 
we can use named variables to relatively easily make changes to the geome­
try of the simulation. Two different 3D meshing algorithms, Netgen [33] and 
Tetgen [34] are also available in Gmsh.
The Gmsh description of a geometry is divided into three files. The 
geometry description file functions.geo, common to all cases define re­
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peatedly used functions. Each case also includes two additional files, one 
describing the NVTTE4 environment and another describing the actual chip 
stack. While the file stack.geo is completely case dependent, case depen­
dent statements in main_stack.geo describing the NVTTE4 are limited to 
the Include statement needed to load stack.geo as well as the definitions 
of the physical regions. A wire frame geometry of the file modem.geo is pre­
sented in Fig. 5.5. The file modem.geo corresponds to the file stack.geo for 
case 2.
Figure 5.5: Wire frame showing detail of the modem geometry. The underfill 
volume and the encapsulant are left out.
Due to limited support for control structures in the Gmsh description 
language, the geometrical description of the problem must be done carefully. 
Otherwise structures, which are impossible to mesh using a boundary first 
algorithm, could be introduced. Of the two 3D meshing algorithms provided 
in Gmsh, Net gen is both faster and produces a higher quality mesh for 
this problem. It is still recommended to enable additional optimization of 
the mesh. Details of a mesh generated with Net gen for case 2 is shown in 
Fig. 5.6. Typically the meshes consist of 1.2-1.5 million first order tetrahedral 
elements. With a 2.4 GHz processor, mesh generation and optimization takes 
half an hour. Less than 512 MB memory is sufficient.
The mesh generating algorithms are unfortunately not particularly ro­
bust. It is occasionally necessary to change some parameters to enable mesh 
generation. Repeated manual intervention in mesh generation can become 
rather time consuming.
Mesh generation was made by Gmsh using the Net gen algorithm and 
subsequent mesh quality optimization for Г, where
p ^ ^Element
Fornax 53 Apace
Here ^Element is the element volume Emax is the maximum edge length and 
Apace is the face surface. Г provides a measure of the quality of the element,
30
Figure 5.6: Detail of mesh for case 2.
and can be used to spot low quality elements. Tetrahedral elements that have 
been flattened, slivers give a low value for Г when calculated. Figures 5.7 
and 5.8 presents the mesh quality for a typical mesh. For the worst meshes 
the lowest quality elements have Г > 0.01. The lowest quality elements are 
rare and unclustered. Conversion from the Gmsh mesh format to the Elmer 
mesh format can be done with ElmerGrid. The Metis graph partitioning 
programs included in ElmerGrid has been used to partition the mesh [35].








Figure 5.8: Zoom in of distribution of low quality elements from Fig. 5.7.
5.4 Factorial design
Factorial design provides a systematic method to judge the effect of several 
variables, or factors [36]. In Fig. 5.9 a 2 x 2 factorial experiment is presented. 
Main effects and two-factor interaction effects in a multi-factor experiment 
are interpreted identically as for a 2 x 2 experiment.
Independot Interacting
Figure 5.9: Independent and interacting 2x2 factorial design. In the in­
teracting case, an changing factor A from A_ to A+ gives a larger response 
when factor В = B+ than when В - B_.
The main effect of a factor is simply the average effect of the increase 
of a factor. While the average can be calculated over several other varying 
factors, the combination of values for factors should be compatible.
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To present two-factor interactions, averages for the possible combinations 
of low and high variables are calculated. The result in then plotted as in 
Fig. 5.9. In the independent case, the response of increasing A from A_ to 
A+ is independent of the level of B. The lines corresponding to B_ and B+ 
are consequently parallel. Conversely, in the interacting case, the increase 
of A leads to a larger response if В — B+ than if В = B_, and the line 
corresponding to B+ has a larger derivative. The main effect of a factor 
does not accurately reflect the effect of the factor when interaction effects 
are present.
A script was used to change the values of the factorial variables in the 
solver input file, and then to record the maximum temperature of both the 




In this chapter we present central results calculated for this work. We first 
present results from a preliminary investigation of three chip stacks. We then 
present more in detail results for the third chip stack from the preliminary 
phase. Finally, we calculate the thermally induced stress in a stack design 
based on the guidelines from the earlier phases.
6.1 Temperature distribution
Figure 6.1 presents the temperature distribution of case 3, variation B. The 
temperature distribution of the chip stack is shown in Fig. 6.2. Figure 6.3 
presents the time evolution of the component maximum temperature for 
variation A. The maximum temperature follows a 1 — е~а time dependence 
when heated from a uniform temperature distribution corresponding to the 
ambient temperature.
The reference points and requested information for cases 1, 2 and 3 are 
presented in tables A.l through A.4. The reference points are defined as 
follows:
Tj is the maximum temperature of the die, known as junction temperature.
Tb is the maximum temperature of the printed wiring board 1 mm away 
from the component edge.
Tc is the case temperature, the maximum temperature at the top surface of 
the component.
Tc ave is the average temperature of the top surface of the component.
Tb max is the maximum temperature of the printed wiring board.
Thsp is the maximum temperature of the heat spreader.
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Figure 6.1: Temperature distribution for case 3, variation В. The printed 
wiring board and heat spreader is shown.
Figure 6.2: Temperature distribution of the chip stack in case 3, variation B. 
The thermal interface, heat spreader and printed wiring board are omitted.
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Thsp i mm is the maximum temperature of the heat spreader at a distance 
of 1 mm from the component edge.
Ф%в is the heat flux percentage through the bottom of the stack.
Ф%т is the heat flux percentage through the top of the stack.
The heat flux percentages through the top and bottom of the stack are 
calculated by comparing the heat flux calculated by the SaveScalars solver 
with the total dissipated power of the chip stack. As SaveScalars underes­
timates the heat flux, Ф%в and Ф%т are lower than is really the case. The 
accuracy of other reference points is higher.
From the reference points and the ambient temperature, TExt, we get the 
derived values:
©JA = (ïj - ÎExtV-Frot)
Флв = (Tj — Тв)/Ргы,
Флт = (Tj - TcV-Fibt,
•Rib JPWB = (Tj - Тв)/(Ф%вТгог),
RtH JHSP = (Tj - Тн8р)/(Ф%Т-Рго1)-
Here Prot is the total power dissipated in the chip stack. Due to mentioned 
inaccuracy in Ф%в and Ф%т, the derived values P-ph jpwb and Pph JHSP are 
5 — 10 % higher than those presented in Tabs. A.l, A.2, A.3 and A.4 of the 
appendix.
The relative error of the maximum temperature when increasing the de­
grees of freedom in the FEM model is presented in Fig. 6.4. The reference 
solution is calculated on a mesh with 2.8 x 106 degrees of freedom. Although 
convergence of the relative error does not guarantee convergence of the solu­
tion, convergence of the solution requires convergence of the relative error. 
For the heat equation, convergence of the relative error typically indicates 
convergence of the solution.
We have then calculated several further variants of case 3 presented ear­
lier to determine the main effects and interactions of several factors: order 
of stacking, area of dies, distribution of hotspots, increased convection, and 
increased thermal conductivity of the thermal interface material, underfill, 
and inter-chip adhesive.
Nonlinear dependence on the variables shows up as false interaction ef­
fects between variables in linear factorial design. As a nonlinear relationship 
on temperature for several cooling effects is expected, we graphically de­
termine interaction effects. When combining several cooling solutions, the 
junction temperature will instead asymptotically approach the temperature 
at the Dirichlet boundary.
The main effects of the variables are presented in Figs. 6.5 and 6.6. In­
teraction effects are presented in Figs. 6.7 and 6.8. The interaction between
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Figure 6.4: The relative error |||T||max - ||Та||тах|/||Тн||тах, where the ref­
erence solution TR is taken to be a finite element solution with 2.8 x 106 
degrees of freedom.
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the stack order and the die surface area is presented in detail in Fig. 6.9. 
Table 6.1 summarizes the average maximum case temperature and DRAM 
junction temperature for the different stack layouts studied. The computed 
thermal data is presented in Tabs. A.5 through A.8 in the appendix.
The layout of the chip stack together with the conductivity of the thermal 
interface material layer account for most of the variations in both package 
top surface temperature and DRAM junction temperature. Significant in­
teraction effects are present for stack order and die surface area. Other 
interaction effects are present for interaction of the most significant main 
effects. We suspect that the observed interaction effects are due to the non­
linear behavior of the case temperature. The maximum difference in DRAM 
junction temperature compared to case temperature is 0.75 °C.
Figure 6.5: Main effects of different factors on maximum case temperature.
From Tab. 6.1 we see that stack design accounts for a temperature dif­
ference of up to 6.1 °C in DRAM maximum temperature and 5.6 °C for case 
temperature.
Figures 6.10-6.12 presents the temperature distribution for two different 
chip stacks. In Fig. 6.12 the hotspots are distributed, and the temperature 
distribution is more uniform than compared to the case of centered hotspots 
presented in Fig. 6.13.
6.2 Thermally induced strain
We calculate the temperature distribution and thermally induced strain in 
a sample chip stack. The sample chip stack is based on case 3 described in 
Fig. 5.3. Based on the results presented in Sec. 6.1, we exchange the single 









Figure 6.6: Main effects of different factors on maximum DRAM junction 
temperature.
Table 6.1: Average max case and DRAM junction temperature for different
Design Tmax Tdram
Inverted uniform distributed 83.1 82.6
Inverted uniform aligned 85.7 85.2
Inverted pyramid distributed 84.2 83.6
Inverted pyramid aligned 86.4 85.8
DRAM on top uniform distributed 83.4 83.4
DRAM on top uniform aligned 86.0 86.0
DRAM on top pyramid distributed 86.5 86.5
DRAM on top pyramid aligned 88.7 88.7
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Figure 6.7: Interaction effects of different factors on maximum case temper­
ature. The stack order and die area have significant interaction effects.
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Figure 6.8: Interaction effects of different factors on maximum DRAM junc­
















Figure 6.9: Interaction effects of stack order and die surface area for DRAM 
junction temperature.
Figure 6.10: Surface temperature of PWB and HSP. Out of scale tempera­
tures are saturated.
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Figure 6.11: Surface temperature of PWB and die stack. Out of scale tem­
peratures are saturated.
Figure 6.12: Uniform die stack with distributed hot spots. Several lower 
temperature hotspots are present. Out of scale temperatures are saturated.
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Figure 6.13: Pyramidal die stack with centered hotspots. Note that the 
temperature of the white area surpasses 85 °C. Out of scale temperatures 
are saturated.
the thermal hotspots of each die to produce a more uniform temperature 
distribution.
We expect the thermally induced strain to mainly affect the in stack ad­
hesive interfaces. For this reason, homogenization of the chip and adhesive 
is no longer possible. Instead we use a structured hexahedral mesh with 
significantly thinner hexahedrons in the adhesive layer. Due to difficulty 
in matching a detailed structured mesh of the solder ball array with that 
required for the adhesive layer, we have chosen to homogenize the solder 
ball array. Total thermal resistance of the solder ball grid is retained by 
homogenization of the material. Consequently, thermal stress for the PWB 
and PWB-stack interface is not reliable. We also constrain the displacement 
of the basal surface of the PWB. By Saint-Venant’s principle, errors in in­
troduced in the chip-PWB interface and at the basal surface of the PWB 
diminish with distance from these. Thermal strain in inter-chip adhesives 
should therefore not be significantly affected by these approximations.
The thinnest elements are on the order of 1 pm high, and protrude into 
the air surrounding the chip stack. Calculating convective heat transfer 
requires very short time steps for the solution to accurately represent the 
local velocity and temperature on an element. If we assume that the air 
moves at a speed of 1 cm/s, time steps on the order of 100 ps are required 
for the approximate equality At = l/v to hold. For slower air movement 
the importance of convection decreases, while faster air movement requires 
shorter time steps. According to Fig. 6.3, we expect that simulations covering 
10-15 minutes to be required before steady state or near steady state is
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reached. This would, for 1 cm/s flow, require on the order of 107 time steps 
before steady state conditions are reached. We have chosen not to model 
convective air movement in the more detailed model.
The temperature distribution of the sample stack is presented in Fig. 6.14. 
The effect of the thermal resistance of the adhesive layers can be clearly seen 
in the vertical direction. Parasitic hotspot formation is also clearly seen. 
The distributed hotspots result in a more uniform temperature distribution 
and cooler hotspots. Maximum stack temperature does not exceed 85 °C.
The strains induced by the temperature distribution are presented in 
Figs. 6.15 and 6.16. The largest reliable stresses are at the interface between 
the TIM and the stack top. The stresses at the solder ball grid array are 
not reliable. Thermal strains in the HSP are presented in Fig. 6.17, and are 
significantly smaller than those present in the chip stack.
The number of iterations necessary for convergence of the problem using 
the BiCGSTAB iterative solver is presented in Fig. 6.18. A solution was 
obtained using 32 processors on CSC’s Murska cluster. The mesh consisted 
of 1042080 hexahedral elements and 1063063 nodes. The Navier equation was 
solved for a system with 3189189 degrees of freedom. Resource usage was 
218683 s of CPU time, 16950 MB memory, and 6855 s wall time. Resource 
usage of the multiphysics problem is almost exclusively due to the elastic 
problem.
Figure 6.14: Temperature distribution of the stacked chip with four DRAM 
memory module.
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Figure 6.15: Thermal strain in chip stack with four DRAM memory module. 
In-stack von Mises stress does nowhere exceed 25 MPa
Figure 6.16: Vertical slice of chip stack with multi-DRAM module. The 
effect of adhesive-silicon layers can be clearly seen.
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Figure 6.18: Convergence of thermal characterization problem including 
thermal strains for different preconditioners. Computation done on CSC’s 




In this thesis, we first introduced different methods for handset thermal 
management. We then described three die stacks and calculated the corre­
sponding temperature distribution. Finally, we calculated thermally induced 
strains in a chip stack design based on the guidelines obtained.
We have characterized the temperature distribution of three different chip 
stacks with four variations each. The maximum junction temperature of the 
memory stack is below 90 °C, while the maximum junction temperatures of 
the modem stack and the full chip are below 95 °C and 100 °C, respectively. 
As the temperature increases towards the top of the stack, heat sensitive 
chips should be placed close to the PWB.
A surprising result is the lower maximum junction temperature of the full 
chip stack with air underfill compared to epoxy underfill. It was expected 
that the temperature would increase when the epoxy underfill was replaced 
with air as it did for the memory and modem stack. In advance, we expected 
a maximum junction temperature close to 97.5 °C. The calculated maximum 
junction temperature was, however, 96.03 °C.
The transient simulation of the temperature distribution was only car­
ried out for variant A of cases 1, 2, and 3. The time dependent behavior 
was entirely as expected. On the other hand, the assumption of a uniform 
initial temperature distribution is unrealistic, as it requires that no power is 
dissipated in the entire stack.
Our results indicate that it is feasible to construct 2 W vertical die stacks 
where hotspot temperatures are below 85 °C. Successful vertical stacking 
does, however, require consideration of thermal requirements. In the case of 
limited increase of thermal conductivity in material parameters, it is more 
efficient to concentrate efficient stack layout.
A larger chip surface provides decreased thermal resistance, and when 
possible, same-size or near same-size die stacks should be used. The die 
surface area is especially critical when temperature sensitive components are 
located at the top of the die stack. Furthermore, it is also advantageous
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to horizontally distribute the hotspots of different chips. An inverted stack 
of dies with off-center hotspots and high power components placed at the 
bottom of the stack provides the best configuration for vertically stacked 
dies.
The use of advanced materials in die stacks provides limited cooling ben­
efits, and should be of primary concern only to overcome identified critical 
thermal bottlenecks. For the computed configuration, a large thermal resis­
tance is present in the thermal interface material between stack and heat- 
spreader. In-stack adhesive layers provide only limited returns on decreased 
thermal resistance of the interface layer.
An unexpected result was the observed decrease in case temperature 
for the inverted pyramid stack. This would not be present for a vertically 
uniform power dissipation distribution. Instead, the power distribution of the 
DRAM on top stack is concentrated towards the stack top surface. Inverting 
the stack brings the main heat sources closer to the wiring board, effectively 
decreasing the thermal resistance of the package.
Placement of high powered chips close to the board can partly interfere 
with decreasing the junction temperatures of the DRAM dies. When very 
high powered components are present, vertical placement of high powered 
components and DRAM modules should be decided on case by case basis, 
as minimization of case temperature and memory junction temperature can 
be partially conflicting objectives.
We have omitted the through vias in all calculations. The simplest way 
to include their effects would be to modify the Fortran subroutines which 
calculate the thermal conductance of silicon. In this way it possible to take 
into account locally increased vertical thermal conductance. A 22 x 46 copper 
matrix with a pitch of 20 pm covers an area of 0.5 x 1.0 mm2, and increases 
the thermal conductance of pure silicon by 5 — 10 %. For a silicon chip of 
area 5x5 mm2 this results in a total increase of the thermal conductance 
by 1 — 2 %.
Experimental verification of results is limited by prototype production 
and thermometry. Application specific prototype manufacture must provide 
reliable in-stack thermometry. The JESD51-4 standard [37] proposes the use 
of a forward facing PN diode thermometer for this purpose. The sensitiv­
ity of the PN diode thermometer is approximately —0.5 °C/mV. Another 
commonly used thermometer is a thermistor, essentially a temperature sen­
sitive resistor. Due to the bulk generally required in resistors, integration of 
thermistors is challenging. Thermal surface imaging can also be used inde­
pendently, or in addition to in-stack thermometry to determine the surface 
temperature of a die stack.
Thermometry is also possible utilizing quantum mechanical tunneling 
effects. An electron has a finite probability to tunnel through a classically 
impassable potential wall. When applying a bias voltage across the junction, 
a net current across the junction is produced. The current is temperature
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dependent, and can consequently be used to determine the temperature of 
the device. The relative temperature error in this application is expected to 
be less than 0.02 [38].
A tunnel junction can be manufactured by separating two metal leads 
by a thin insulating metal-oxide barrier. Aluminum is especially suitable 
for this purpose as it forms a natural oxide and is suitable for cleanroom 
use. When not operating as a thermometer an aluminum tunnel junction 
thermometer can also be used in series to provide sufficient power dissipation 
for thermal prototypes.
Application of tunnel junction thermometers at an industrial level is lim­
ited by junction parameter drift. During prototype measurement drift can 
be compensated for as the temperature is only dependent on ratio of the con­
ductances and not on the absolute conductance. Drift or hysteresis of the 
tunnel junction should be negligible as long as junction temperature does 
not approach 725 К [39].
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Table АЛ: Reference points and requested information for case 1.
Variant A Variant B Variant C Variant D
Tj, DRAM 85.07 85.45 85.82 83.17
Tj, Proc. Engine 84.50 84.66 85.24 82.62
Tj, Interposer 84.60 84.66 85.32 82.69
TC 85.07 85.45 85.82 83.17
Te ave 82.87 83.00 83.65 81.02
ГВ max 82.27 82.19 82.57 80.48
TB 78.28 78.25 78.17 77.00
Thsp 81.80 81.91 82.51 78.74
ThSP1 mm 81.66 81.77 82.36 78.41
Ф%в 88.3 % 88.3 % 87.0 % 77.3 %
Ф%х 8.8 % 8.7 % 9.2 % 13.7 %
©JA, DRAM 15.48 15.71 15.94 14.30
4/jB, DRAM 4.19 4.44 4.72 3.81
í'jt, DRAM 0.00 0.00 0.00 0.00
-^ThjpwB, DRAM 4.75 5.03 5.43 4.93
Дть JHSP, DRAM 22.94 25.12 22.21 19.96
©ja, Proc. Engine 15.12 15.22 15.58 13.96
Ü/jb, Proc. Engine 3.84 3.96 4.36 3.47
Ÿjt, Proc. Engine -0.35 -0.49 -0.36 -0.34
-RThjPWB, Proc. Engine 4.35 4.48 5.02 4.49
Ять JHSP, Proc. Engine 18.94 19.51 18.32 17.48
©ja, Interposer 15.19 15.22 15.63 14.01
^jb, Interposer 3.90 3.96 4.41 3.51
Ÿjt, Interposer -0.29 -0.49 -0.31 -0.30
Ять JPWB, Interposer 4.42 4.48 5.07 4.54
-Ять JHSP, Interposer 19.64 19.51 18.85 17.80
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Table A.2: Reference points and requested information for case 2.
Variant A Variant B Variant C Variant D
Tj, DRAM 89.56 89.79 90.57 87.10
Tj, Modem 90.35 90.96 91.36 87.87
Tj, Proc. Engine 88.83 88.97 89.82 86.49
Tj, Interposer 89.06 89.10 90.04 86.60
TC 90.35 90.96 91.36 87.87
ÎCave 87.19 87.37 88.22 84.43
TB max 86.76 86.66 87.30 84.52
TB 81.85 81.83 81.73 80.30
Thsp 86.53 86.72 87.52 82.93
ÎHSP 1 mm 86.30 86.48 87.28 82.48
Ф%в 83.7 % 83.6 % 80.0 % 72.6 %
Ф%Т 8.6 % 8.7% 8.9 % 10.2 %
©ja, DRAM 15.24 15.36 15.76 13.97
4/jb, DRAM 3.97 4.10 4.56 3.51
Ÿjt, DRAM -0.41 -0.60 -0.41 -0.40
■RThJPWB, DRAM 4.75 4.91 5.70 4.83
-Rxh JHSP, DRAM 18.16 18.19 17.66 21.07
©ja, Modem 15.64 15.96 16.16 14.37
^jb, Modem 4.38 4.71 4.96 3.90
^jt, Modem 0.00 0.00 0.00 0.00
•RThJPWB, Modem 5.23 5.63 6.20 5.37
7?ть JHSP, Modem 22.89 25.12 22.24 24.96
©ja, Proc. Engine 14.86 14.93 15.37 13.64
Î'jb, Proc. Engine 3.60 3.68 4.17 3.18
Ü/jt, Proc. Engine -0.78 -1.03 -0.79 -0.73
-Rxh JPWB, Proc. Engine 4.30 4.40 5.21 4.37
•Rth JHSP, Proc. Engine 13.79 13.33 13.32 17.84
©ja, Interposer 14.98 15.00 15.48 13.71
Ü/jb, Interposer 3.72 3.75 4.28 3.25
^jt, Interposer -0.66 -0.96 -0.68 -0.65
ÂThJPWB, Interposer 4.44 4.48 5.35 4.47
Дть JHSP, Interposer 15.16 14.10 14.60 18.55
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Table A.3: Reference points and requested information for case 3.
Variant A Variant В Variant C Variant D
Tj, DRAMO 94.93 96.78 96.03 91.94
Tj, DRAM1 94.76 96.49 95.84 91.82
Tj, DRAM2 94.59 96.27 95.67 91.71
Tj, DRAM3 94.38 96.01 95.47 91.57
Tj, Modem 94.07 95.64 95.17 91.33
Ti, GFX 93.19 94.42 94.30 90.57
Tj, IV/ISP 93.19 94.42 94.30 90.57
Tj, uP 92.92 94.02 94.03 90.34
Tj, N & S 92.32 93.17 93.42 89.77
Tj, NAND 91.35 91.76 92.42 88.82
TC 94.93 96.78 96.03 91.94
Te ave 91.50 93.29 92.69 88.66
Тв max 88.91 89.11 89.52 86.54
Тв 82.51 83.07 83.05 81.11
Thsp 87.40 88.76 88.29 78,85
ThSP 1 mm 87.17 88.51 88.05 78.32
Ф%В 85.8 % 84.4 % 82.0 % 74.4 %
Ф%т 4.9 % 5.3 % 5.4% 7.5 %
eJA, DRAMO 17.47 18.39 18.02 15.97
»JB, DRAMO 6.21 6.86 6.49 5.42
Ÿjt, DRAMO 0.00 0.00 0.00 0.00
■Rth jpwb, DRAMO 7.24 8.12 7.91 7.28
■RThJHSP, DRAMO 76.84 75.66 71.67 87.27
©ja, DRAM1 17.38 18.25 17.92 15.91
’Pjb, DRAM1 6.13 6.71 6.40 5.36
^jt, DRAM1 -0.09 -0.15 -0.10 -0.06
Ять jpwb, DRAM1 7.14 7.95 7.80 7.20
ÄThJHSP, DRAM1 75.10 72.92 69.91 84.47
©ja, DRAM2 17.30 18.14 17.84 15.86
tfjB, DRAM2 6.04 6.60 6.31 5.30
Флт, DRAM2 -0.17 -0.26 -0.18 -0.12
Rth jpwb, DRAM2 7.04 7.82 7.70 7.12
■RThJHSP, DRAM2 73.37 70.85 68.33 85.73
©ja, DRAM3 17.19 18.01 17.74 15.79
»jB, DRAM3 5.94 6.47 6.21 5.23
флт, DRAM3 -0.28 -0.39 -0.28 -0.19
Дть jpwb , DRAM3 6.92 7.67 7.57 7.03
-frrhJHSP, DRAM3 71.22 68.40 66.48 84.80
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Table A.4: Additional requested information for case 3.
Variant А Variant В Variant C Variant D
©ja, Modem 17.04 17.82 17.59 15.67
Флв, Modem 5.78 6.29 6.06 5.11
Фат, Modem -0.43 -0.57 -0.43 -0.31
Ять JPWB, Modem 6.74 7.44 7.39 6.86
■RtïiJHSP, Modem 68.06 64.91 63.70 83.2
©JA, GFX, IV/ISP 16.60 17.21 17.15 15.29
Фав, GFX, IV/ISP 5.34 5.68 5.63 4.73
Фат, GFX, IV/ISP -0.87 -1.18 -0.87 -0.69
Ять JPWB, GFX, IV/ISP 6.22 6.72 6.86 6.36
ÄThJHSP, GFX, IV/ISP 59.08 53.40 55.65 78.13
©JA, UP 16.46 17.01 17.02 15.17
^jb, uP 5.21 5.48 5.49 4.62
Фат, uP -1.01 -1.38 -1.00 -0.80
ЯтЬ JPWB, uP 6.07 6.49 6.70 6.20
ЯтЬ JHSP, uP 56.33 49.62 53.15 76.6
©JA, n & S 16.16 16.59 16.71 14.89
Фав, N &¿ S 4.91 5.05 5.19 4.33
Фат, N & S -1.31 -1.81 -1.31 -1.09
Ять JPWB, N & S 5.72 5.98 6.32 5.82
Ять JHSP, N & S 50.20 41.60 47.50 72.80
©ja, NAND 15.68 15.88 16.21 14.41
Фав, NAND 4.42 4.35 4.69 3.86
Фат, NAND -1.79 -2.51 -1.81 -1.56
Ять JPWB, NAND 5.15 5.15 5.71 5.18
Ять JHSP, NAND 40.31 28.30 38.24 66.47
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Table A.5: Computed max case and DRAM junction temperature for in­
verted uniform die size packages with distributed heaters.
Stack Pyramid Align. &TIM &ADH &UND fccHM Tmax Tdram
0 0 0 1.0 1.0 0.025 0.035 85.00 84.38
0 0 0 1.0 1.0 0.025 0.04 84.38 83.77
0 0 0 1.0 1.0 1.0 0.035 84.25 83.63
0 0 0 1.0 1.0 1.0 0.04 83.65 83.04
0 0 0 1.0 1.0 2.0 0.035 83.92 83.30
0 0 0 1.0 1.0 2.0 0.04 83.34 82.72
0 0 0 1.0 2.0 0.025 0.035 84.66 84.25
0 0 0 1.0 2.0 0.025 0.04 84.05 83.64
0 0 0 1.0 2.0 1.0 0.035 83.90 83.49
0 0 0 1.0 2.0 1.0 0.04 83.31 82.90
0 0 0 1.0 2.0 2.0 0.035 83.58 83.16
0 0 0 1.0 2.0 2.0 0.04 83.00 82.59
0 0 0 2.0 1.0 0.025 0.035 83.28 82.69
0 0 0 2.0 1.0 0.025 0.04 82.56 81.97
0 0 0 2.0 1.0 1.0 0.035 82.67 82.07
0 0 0 2.0 1.0 1.0 0.04 81.98 81.39
0 0 0 2.0 1.0 2.0 0.035 82.41 81.81
0 0 0 2.0 1.0 2.0 0.04 81.73 81.13
0 0 0 2.0 2.0 0.025 0.035 82.96 82.56
0 0 0 2.0 2.0 0.025 0.04 82.24 81.84
0 0 0 2.0 2.0 1.0 0.035 82.35 81.94
0 0 0 2.0 2.0 1.0 0.04 81.66 81.26
0 0 0 2.0 2.0 2.0 0.035 82.08 81.68
0 0 0 2.0 2.0 2.0 0.04 81.40 81.00
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Table A.6: Computed case and max DRAM junction temperature for in­
verted uniform packages with aligned heaters.
Stack Pyramid Align. fcxiM &ADH fcuND fccHM Tmax ÎDRAM
0 0 1 1.0 1.0 0.025 0.035 87.61 87.01
0 0 1 1.0 1.0 0.025 0.04 86.98 86.38
0 0 1 1.0 1.0 1.0 0.035 86.87 86.26
0 0 1 1.0 1.0 1.0 0.04 86.27 85.66
0 0 1 1.0 1.0 2.0 0.035 86.56 85.94
0 0 1 1.0 1.0 2.0 0.04 85.96 85.36
0 0 1 1.0 2.0 0.025 0.035 87.28 86.81
0 0 1 1.0 2.0 0.025 0.04 86.65 86.19
0 0 1 1.0 2.0 1.0 0.035 86.54 86.06
0 0 1 1.0 2.0 1.0 0.04 85.94 85.47
0 0 1 1.0 2.0 2.0 0.035 86.22 85.74
0 0 1 1.0 2.0 2.0 0.04 85.63 85.16
0 0 1 2.0 1.0 0.025 0.035 85.83 85.28
0 0 1 2.0 1.0 0.025 0.04 85.09 84.55
0 0 1 2.0 1.0 1.0 0.035 85.23 84.68
0 0 1 2.0 1.0 1.0 0.04 84.53 83.98
0 0 1 2.0 1.0 2.0 0.035 84.98 84.42
0 0 1 2.0 1.0 2.0 0.04 84.29 83.73
0 0 1 2.0 2.0 0.025 0.035 85.52 85.08
0 0 1 2.0 2.0 0.025 0.04 84.79 84.36
0 0 1 2.0 2.0 1.0 0.035 84.92 84.48
0 0 1 2.0 2.0 1.0 0.04 84.22 83.78
0 0 1 2.0 2.0 2.0 0.035 84.66 84.22
0 0 1 2.0 2.0 2.0 0.04 83.97 83.54
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Table A.7: Computed case and max DRAM junction temperature for in­
verted pyramid packages with distributed heaters.
Stack Pyramid Align. &TIM &ADH &UND fccHM Tmax Tdram
0 1 0 1.0 1.0 0.025 0.035 86.27 85.54
0 1 0 1.0 1.0 0.025 0.04 85.61 84.88
0 1 0 1.0 1.0 1.0 0.035 85.60 84.86
0 1 0 1.0 1.0 1.0 0.04 84.96 84.23
0 1 0 1.0 1.0 2.0 0.035 85.32 84.58
0 1 0 1.0 1.0 2.0 0.04 84.69 83.95
0 1 0 1.0 2.0 0.025 0.035 85.68 85.17
0 1 0 1.0 2.0 0.025 0.04 85.03 84.52
0 1 0 1.0 2.0 1.0 0.035 85.00 84.48
0 1 0 1.0 2.0 1.0 0.04 84.37 83.85
0 1 0 1.0 2.0 2.0 0.035 84.71 84.18
0 1 0 1.0 2.0 2.0 0.04 84.09 83.57
0 1 0 2.0 1.0 0.025 0.035 84.29 83.61
0 1 0 2.0 1.0 0.025 0.04 83.52 82.85
0 1 0 2.0 1.0 1.0 0.035 83.76 83.06
0 1 0 2.0 1.0 1.0 0.04 83.01 82.33
0 1 0 2.0 1.0 2.0 0.035 83.53 82.83
0 1 0 2.0 1.0 2.0 0.04 82.79 82.11
0 1 0 2.0 2.0 0.025 0.035 83.76 83.28
0 1 0 2.0 2.0 0.025 0.04 83.00 82.53
0 1 0 2.0 2.0 1.0 0.035 83.22 82.73
0 1 0 2.0 2.0 1.0 0.04 82.48 82.00
0 1 0 2.0 2.0 2.0 0.035 82.98 82.49
0 1 0 2.0 2.0 2.0 0.04 82.26 81.78
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Table A.8: Computed case and max DRAM junction temperature for in­
verted pyramid packages with aligned heaters.
Stack Pyramid Align. &Т1М &ADH fcuND &CHM ÎMAX Tdram
0 1 1 1.0 1.0 0.025 0.035 88.49 87.76
0 1 1 1.0 1.0 0.025 0.04 87.82 87.11
0 1 1 1.0 1.0 1.0 0.035 87.81 87.07
0 1 1 1.0 1.0 1.0 0.04 87.17 86.44
0 1 1 1.0 1.0 2.0 0.035 87.53 86.78
0 1 1 1.0 1.0 2.0 0.04 86.89 86.16
0 1 1 1.0 2.0 0.025 0.035 87.98 87.44
0 1 1 1.0 2.0 0.025 0.04 87.32 86.79
0 1 1 1.0 2.0 1.0 0.035 87.29 86.74
0 1 1 1.0 2.0 1.0 0.04 86.65 86.12
0 1 1 1.0 2.0 2.0 0.035 86.99 86.44
0 1 1 1.0 2.0 2.0 0.04 86.37 85.83
0 1 1 2.0 1.0 0.025 0.035 86.49 85.86
0 1 1 2.0 1.0 0.025 0.04 85.72 85.10
0 1 1 2.0 1.0 1.0 0.035 85.95 85.30
0 1 1 2.0 1.0 1.0 0.04 85.21 84.57
0 1 1 2.0 1.0 2.0 0.035 85.72 85.06
0 1 1 2.0 1.0 2.0 0.04 84.99 84.34
0 1 1 2.0 2.0 0.025 0.035 86.05 85.57
0 1 1 2.0 2.0 0.025 0.04 85.29 84.81
0 1 1 2.0 2.0 1.0 0.035 85.49 85.00
0 1 1 2.0 2.0 1.0 0.04 84.76 84.27
0 1 1 2.0 2.0 2.0 0.035 85.26 84.76
0 1 1 2.0 2.0 2.0 0.04 84.53 84.04
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Table A.9: Computed max case and DRAM junction temperatures for
DRAM on top uniform die size packages with distributed heaters.
Stack Pyramid Align. &TIM &ADH &UND kc нм Tmax Tdram
1 0 0 1.0 1.0 0.025 0.035 85.39 85.39
1 0 0 1.0 1.0 0.025 0.04 84.76 84.76
1 0 0 1.0 1.0 1.0 0.035 84.66 84.66
1 0 0 1.0 1.0 1.0 0.04 84.06 84.06
1 0 0 1.0 1.0 2.0 0.035 84.35 84.35
1 0 0 1.0 1.0 2.0 0.04 83.76 83.76
1 0 0 1.0 2.0 0.025 0.035 84.99 84.99
1 0 0 1.0 2.0 0.025 0.04 84.37 84.37
1 0 0 1.0 2.0 1.0 0.035 84.25 84.25
1 0 0 1.0 2.0 1.0 0.04 83.65 83.65
1 0 0 1.0 2.0 2.0 0.035 83.93 83.93
1 0 0 1.0 2.0 2.0 0.04 83.34 83.34
1 0 0 2.0 1.0 0.025 0.035 83.52 83.52
1 0 0 2.0 1.0 0.025 0.04 82.78 82.78
1 0 0 2.0 1.0 1.0 0.035 82.94 82.94
1 0 0 2.0 1.0 1.0 0.04 82.23 82.23
1 0 0 2.0 1.0 2.0 0.035 82.69 82.69
1 0 0 2.0 1.0 2.0 0.04 81.99 81.99
1 0 0 2.0 2.0 0.025 0.035 83.20 83.20
1 0 0 2.0 2.0 0.025 0.04 82.47 82.47
1 0 0 2.0 2.0 1.0 0.035 82.61 82.61
1 0 0 2.0 2.0 1.0 0.04 81.91 81.91
1 0 0 2.0 2.0 2.0 0.035 82.35 82.35
1 0 0 2.0 2.0 2.0 0.04 81.66 81.66
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Table АЛО: Computed max case and DRAM junction temperatures for
DRAM on top uniform die size packages with aligned heaters.
Stack Pyramid Align. &TIM &ADH &UND fccHM Tmax Tdram
1 0 1 1.0 1.0 0.025 0.035 87.93 87.93
1 0 1 1.0 1.0 0.025 0.04 87.29 87.29
1 0 1 1.0 1.0 1.0 0.035 87.21 87.21
1 0 1 1.0 1.0 1.0 0.04 86.60 86.60
1 0 1 1.0 1.0 2.0 0.035 86.90 86.90
1 0 1 1.0 1.0 2.0 0.04 86.30 86.30
1 0 1 1.0 2.0 0.025 0.035 87.62 87.62
1 0 1 1.0 2.0 0.025 0.04 86.99 86.99
1 0 1 1.0 2.0 1.0 0.035 86.89 86.89
1 0 1 1.0 2.0 1.0 0.04 86.28 86.28
1 0 1 1.0 2.0 2.0 0.035 86.58 86.58
1 0 1 1.0 2.0 2.0 0.04 85.98 85.98
1 0 1 2.0 1.0 0.025 0.035 85.98 85.98
1 0 1 2.0 1.0 0.025 0.04 85.23 85.23
1 0 1 2.0 1.0 1.0 0.035 85.41 85.41
1 0 1 2.0 1.0 1.0 0.04 84.69 84.69
1 0 1 2.0 1.0 2.0 0.035 85.16 85.16
1 0 1 2.0 1.0 2.0 0.04 84.45 84.45
1 0 1 2.0 2.0 0.025 0.035 85.76 85.76
1 0 1 2.0 2.0 0.025 0.04 85.02 85.02
1 0 1 2.0 2.0 1.0 0.035 85.17 85.17
1 0 1 2.0 2.0 1.0 0.04 84.46 84.46
1 0 1 2.0 2.0 2.0 0.035 84.92 84.92
1 0 1 2.0 2.0 2.0 0.04 84.22 84.22
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Table A. 11: Computed max case and DRAM junction temperatures for
DRAM on top pyramid die size packages with distributed heaters.
Stack Pyramid Align. &TIM &ADH fcuND fccHM Tmax Tdram
1 1 0 1.0 1.0 0.025 0.035 89.04 89.04
1 1 0 1.0 1.0 0.025 0.04 88.56 88.56
1 1 0 1.0 1.0 1.0 0.035 88.05 88.05
1 1 0 1.0 1.0 1.0 0.04 87.59 87.59
1 1 0 1.0 1.0 2.0 0.035 87.63 87.63
1 1 0 1.0 1.0 2.0 0.04 87.18 87.18
1 1 0 1.0 2.0 0.025 0.035 88.44 88.44
1 1 0 1.0 2.0 0.025 0.04 87.98 87.98
1 1 0 1.0 2.0 1.0 0.035 87.43 87.43
1 1 0 1.0 2.0 1.0 0.04 86.98 86.98
1 1 0 1.0 2.0 2.0 0.035 87.00 87.00
1 1 0 1.0 2.0 2.0 0.04 86.56 86.56
1 1 0 2.0 1.0 0.025 0.035 86.46 86.46
1 1 0 2.0 1.0 0.025 0.04 85.89 85.89
1 1 0 2.0 1.0 1.0 0.035 85.65 85.65
1 1 0 2.0 1.0 1.0 0.04 85.10 85.10
1 1 0 2.0 1.0 2.0 0.035 85.30 85.30
1 1 0 2.0 1.0 2.0 0.04 84.76 84.76
1 1 0 2.0 2.0 0.025 0.035 85.97 85.97
1 1 0 2.0 2.0 0.025 0.04 85.40 85.40
1 1 0 2.0 2.0 1.0 0.035 85.15 85.15
1 1 0 2.0 2.0 1.0 0.04 84.60 84.60
1 1 0 2.0 2.0 2.0 0.035 84.82 84.82
1 1 0 2.0 2.0 2.0 0.04 84.27 84.27
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Table A.12: Computed max case and DRAM junction temperatures for
DRAM on top pyramid die size packages with aligned heaters.
Stack Pyramid Align. &TIM fcADH &UND &CHM ÎMAX Tdram
1 1 1 1.0 1.0 0.025 0.035 91.22 91.22
1 1 1 1.0 1.0 0.025 0.04 90.74 90.74
1 1 1 1.0 1.0 1.0 0.035 90.23 90.23
1 1 1 1.0 1.0 1.0 0.04 89.77 89.77
1 1 1 1.0 1.0 2.0 0.035 89.82 89.82
1 1 1 1.0 1.0 2.0 0.04 89.36 89.36
1 1 1 1.0 2.0 0.025 0.035 90.80 90.80
1 1 1 1.0 2.0 0.025 0.04 90.33 90.33
1 1 1 1.0 2.0 1.0 0.035 89.79 89.79
1 1 1 1.0 2.0 1.0 0.04 89.34 89.34
1 1 1 1.0 2.0 2.0 0.035 89.36 89.36
1 1 1 1.0 2.0 2.0 0.04 88.92 88.92
1 1 1 2.0 1.0 0.025 0.035 88.55 88.55
1 1 1 2.0 1.0 0.025 0.04 87.96 87.96
1 1 1 2.0 1.0 1.0 0.035 87.75 87.75
1 1 1 2.0 1.0 1.0 0.04 87.19 87.19
1 1 1 2.0 1.0 2.0 0.035 87.42 87.42
1 1 1 2.0 1.0 2.0 0.04 86.86 86.86
1 1 1 2.0 2.0 0.025 0.035 88.20 88.20
1 1 1 2.0 2.0 0.025 0.04 87.62 87.62
1 1 1 2.0 2.0 1.0 0.035 87.41 87.41
1 1 1 2.0 2.0 1.0 0.04 86.84 86.84
1 1 1 2.0 2.0 2.0 0.035 87.08 87.08
1 1 1 2.0 2.0 2.0 0.04 86.52 86.52
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